Ques $6$:

Consider a three stage pipeline with logic delays of $10$ns$,20$ns$,40$ns for the three stages, respectively.

If the latch delay is $10$ns$.$

What is the maximum throughput $($in MIPS$)$ obtained using the pipelined design?