Question 1 VHDL divides the description of a module into an Entity and an Architecture section. a. State the purpose of each of these two sections applied in the VHDL construct. [6 Marks] b. Briefly explain the Entity section to have multiple alternative Architecture sections. [4 Marks]