Question 2 0 / 1 pts If it takes 1 bus cycle to transmit 1 word between the L2 cache and memory, and 18 bus cycles to find each word in memory. What is the miss penalty in the L2 cache with 4-word blocks in bus cycles (assume 32-bit addresses)