QUESTION $8$

Under an SMP $($symmetric multi$-$processor$)$ operating system,

A$.$ the system looks like a uniprocessor system to the user.

B$.$ each CPU has its own onboard cache.

C$.$ a CPU alerts all others if an update to its unboard cache has occurred.

D$.$ cache coherency is an issue only if all CPUs share onboard cache.