Risc V c-e)

2) The individual stages of datapath have the following latencies: WB 200 ps MEM IF 250 ps EXE 150 ps 300 ps 350 ps Also, assume that instructions executed by the processor are broken down as follows AIO 45% Jump/Branch 20% Load 20% Store 15%