Store for 4 128-bit clock pulses when each rising edge clock pulse comes and the start signal is "1". Design using Generic and Component structures that pass this value to the output. Test the design for 4 different situations.