Suppose doubling the number of general purpose registers from $32$ to $64$ would reduce the number of $1$d and sd instruction by $12\%,$ but increase the latency of the register file from $150$ ps to $160$ ps and double the cost from $200$ to $400.($Use the instruction mix from Exercise