Suppose the main memory in Problem $2$ is divided into four memory banks. The access time for a word from any memory bank is $4$ clock cycles, where the clock rate is $4$ GHz$.$