The average memory access time for a microprocessor with $1$ level of cache is $2\mathrm{.}4$ elock cycles. $->$ If data is present and valid in the cache