The block diagram of the circuit is given below:

a) Code the entity part using VHDL language according to the general circuit inputs and outputs.

b) Code the architecture part in VHDL language, using structural architecture.

It will be assumed that the components are predefined in the circuit.

Note: Please answer on a piece of paper.