The following VHDL modules show errors. Explain the error in each module and show how to fix it. Use Quartus to check your answer(s) (a) architecture synth of latch is begin process (clk) begin if clk = '1' then q