The improvement of chip organization by increasing the number of logic gates and clock speed reaches its maximum because of: Question $4$Answer a$.$ due to shrinking logic gate size b$.$ due to the significant drop in Cache access times c$.$ all of the given options d$.$ transistors are in thousands e$.$ due to the increase of power density