The mechanism to mitigate the difference in the speed of access to registers and primary memory is:

Question $3$Select all correct:

a$.$memory buffer

b$.$accumulator

c$.$cache

d$.$stack pointer