The nodes of the DFG $($Data Flow Graph$)$ shown in figure has been annotated with propagation delays. Find the optimal placement of pipeline registers in the circuit. Make a list with the number of cut$-$sets and their locations and the corresponding latencies and throughput. What is the maximum clock frequency that can be used?