The schematic diagram of a flip-flop is as shown in Figure Figure 2.1 A schematic diagram of a flip-flop i. It is known that, before interval 1, the output states are Q = 1 and Q = 0. Sketch the output states Q and Q, given that the S, R and C signals are as in Figure 2.2. [Leave blank and write i for indeterminate condition]