Question: USE VERILOG HDL CODE TO DESIGN THE FOLLOWING: 2) DIGITAL COUNTER/DECREMENTER. IF UP IS ASSERTED, THEN COUNT UP (0,1,2,3,...15, 0,1,2,3...15) IF UP IS DE-ASSERTED
USE VERILOG HDL CODE TO DESIGN THE FOLLOWING: 2) DIGITAL COUNTER/DECREMENTER. IF "UP" IS ASSERTED, THEN COUNT UP (0,1,2,3,...15, 0,1,2,3...15) IF "UP" IS DE-ASSERTED LOW, THEN DECREMENT DOWN (15,14,13,...0, 15,14,13 ....0). THE COUNTER ALSO HAS A PARALELL LOAD. INPUTS: CLK, RESETL, PRESETL, LOAD_ENA, UP, DATA_IN(4 bits) OUTPUTS: COUNT(4 bits)
Step by Step Solution
3.41 Rating (151 Votes )
There are 3 Steps involved in it
Verilog HDL code for a 4bit counterdecrementer with parallel loa... View full answer
Get step-by-step solutions from verified subject matter experts
