Using Verilog HDL, design a combinational shifter based on table below. Assume that A and Y are 8-bit long. Sel 0 1 2 3 Sel 2 Operation Y = A Y=A 1 Y=0 Function No shift Shift left Shift right Zero output