VERILOG

Assume the clock frequency is 100MHz. Design the wave generator for a period of 2x10^-3 seconds.

Using only one module code this wave generator. Then write a test bench to simulate for at least 2 cycles.

10 clk Binary Counter load Q T T/2 measured in clk periods 10 clk Binary Counter load Q T T/2 measured in clk periods