Verilog code for $3$ to $8$ decoder using $2$ to $4$ decoder