Verilog code, please include test bench, thank you

4. Design the following circuit in Verilog. - M D W P D D | clk clk clk 5. Write a testbench for the circuit in the problem 4. module ex4_tb