We want to design a synchronous Mealy type Finite State Machine, which can detect five consecutive Logical 1's that appear in a serial input data (overlapping is not allowed). Write down the behavioral level Verilog HDL code for this circuit