What circuit does the code below describe?

module mymod $($input clk$,$ d$,$ output reg q$1,$ q$2)$;

always e $($posedge clk$)$

begin

q$1d$;

$q2d$;

end

endmodule

$q1$