What is the logic equations for this timing diagram and also use the logic equations to make a VHDL code.

RDY STB ACIK Data-lines 1- Double Handshaking Timing RDY STB ACIK Data-lines 1- Double Handshaking Timing