What is the purpose of verification and testing in the FPGA implementation process?

Ops: A$.$

B$.$

Generating the configuration file $($bitstream$)$

Determining the placement of logic blocks

C$.$

Ensuring the FPGA meets required specifications and behaves as intended

D$.$ Translating high$-$level design into a lower$-$level representation