What's wrong with the following VHDL?

a) Input x is missing in code

b) Signal q should be in the process sensitivity list

c) signal clock is unnessecary

d) assignment of value q is incorrect

architecture uppgift of ett is begin process (reset, clock) begin if reset = '0' then a