Where do$/$does the status of memory element in a synchronous sequential circuit get$/$s affected due to change in input?

Question $2$ options:

At an active edge of clock

At passive edge of clock

Both a and b

None of the above