Write a Verilog code for an 8x1 MUX using 2x1 MUX. Include: A) Verilog code for main module and testbench as well. (you can copy paste it on the document or attach the v file B) Screenshot of TCL console showing the change in the output (using $monitor command) C) Screenshot of timing chart that pops up after running the behavior simulation