Write a Verilog module that implements the following Boolean equation:

f1 = a * b * c' + a * c + b * c

Simplify the above expression; write another module to implement it as f2.