Write a Verilog testbench code to do the following: a. Generate a waveform with clock period as 4 ns. b. Generate a waveform with clock period as 2 ns. c. Generate a waveform with clock period as 8 ns.