write the verilog code for the following problem:

[35 pts] Develop a Verilog model for the complete ASMD chart (shown belw). Note: the machine has synchronous reset, and the action of reset drives the state to Sidle state from every state and clears register "count" and control signals incy and decy. (Hint: count is an 8- bit register) reset count