Write the Verilog HDL code of this pipelined filter

Optimize the FIR Filter to operate on a max clock time period of 4ns. How many pipelin stages will be required for targeting this clock time period? Show the block diagram with pipeline stages. Yn=h0Xn+h1Xn1+h2Xn2+h3Xn3