Write the VHDL code for the Finite State machine given in the State Transition Diagram shown below. Use the canonical FSM model with two Process() statements, one of which uses the 'Case when VHDL statement