Answered step by step
Verified Expert Solution
Question
1 Approved Answer
You are given the following processor architecture with six stages A-F. Currently, the processor is not pipelined i.e. it is a single stage processor and
You are given the following processor architecture with six stages A-F. Currently, the processor is not pipelined i.e. it is a single stage processor and there are no Inter-Stage Registers (ISRs) except one at the end to store the output. a. Say you had the ability to insert any number of ISRs in the design to pipeline it. b. Each register will introduce a delay of 20 ps. (1 ps 101 s) Where would you insert the minimal number of ISRs to maximize throughput? Indicate the insertion points in the diagram. Calculate the throughput and latency of your optimized pipeline. 1. 30 ps 60 ps 50 ps 70 ps 10 ps 20 ps 80 ps 2. Repeat the above question with the following additional assumption: Assume that a throughput increase smaller than (10 per sec) is not cost beneficial, i.e. it introducing another ISR results in a throughput increase
Step by Step Solution
There are 3 Steps involved in it
Step: 1
Get Instant Access to Expert-Tailored Solutions
See step-by-step solutions with expert insights and AI powered tools for academic success
Step: 2
Step: 3
Ace Your Homework with AI
Get the answers you need in no time with our AI-driven, step-by-step assistance
Get Started