You are to design a sytem named Habitat. Habitat has only clock input and an output named alarm.It consists of two modules mother and child. It sets alarm high when mother is feeding. a) Draw the block diagram of your baby module b) drive the truth table c) drive the next state and output logic. d) implement your baby in Verilog e) write the test bench and prove that your system is working by simulation