Answered step by step
Verified Expert Solution
Link Copied!

Question

1 Approved Answer

You have a PC with a 2 GHz processor, a system bus clocked at 400 MHz, and a 3 Mbps internal cable modem attached to

You have a PC with a 2 GHz processor, a system bus clocked at 400 MHz, and a 3 Mbps internal cable modem attached to the system bus. No parity or other error-checking mechanisms are used. The modem has a 64-byte buffer. After it receives 64 bytes, it stops accepting data from the network and sends a data ready interrupt to the CPU. When this interrupt is received, the CPU and OS perform the following actions:

  1. The supervisor is called.
  2. The supervisor calls the modems data ready interrupt handler.
  3. The interrupt handler sends a command to the modem, instructing it to copy its buffer content to main memory.
  4. The modem interrupt handler immediately returns control to the supervisor, without waiting for the copy operation to be completed.
  5. The supervisor returns control to the process that was originally interrupted.

When the modem finishes the data transfer, it sends a transfer completed interrupt to the CPU and resumes accepting data from the network. In response to the interrupt, the CPU and OS perform the following actions:

  1. The supervisor is called.
  2. The supervisor calls the transfer completed interrupt handler.
  3. The interrupt handler determines whether a complete packet is present in memory. If so, it copies the packet to a memory region of the corresponding application program.
  4. The modem interrupt handler returns control to the supervisor. e. The supervisor returns control to the process that was originally interrupted.

Sending an interrupt requires one bus cycle. A push or pop operation consumes 30 CPU cycles. Incrementing the stack pointer and executing an unconditional branch instruction require one CPU cycle each. The supervisor consumes eight CPU cycles searching the interrupt table before calling an interrupt handler. The data ready interrupt handler consumes 50 CPU cycles before returning to the supervisor.

Incoming packets range in size from 64 bytes to 4096 bytes. The transfer complete interrupt handler consumes 30 CPU cycles before returning to the supervisor if it doesnt detect a complete packet in memory. If it does, it consumes 30 CPU cycles plus one cycle for each 8 bytes of the packet. (See also page 225)

Please show the answers and supporting computations in the provided charts.

Question 2: The computer is running a program thats downloading a large file by using the modem, and all packets are 1024 bytes. What percentage of the computers CPU capacity is used to manage data transfer from the modem to the program? What percentage of available bus capacity is used to move incoming data from the modem to the program? Assume the bus uses a simple request/response protocol without command acknowledgment.

Step by Step Solution

There are 3 Steps involved in it

Step: 1

blur-text-image

Get Instant Access to Expert-Tailored Solutions

See step-by-step solutions with expert insights and AI powered tools for academic success

Step: 2

blur-text-image_2

Step: 3

blur-text-image_3

Ace Your Homework with AI

Get the answers you need in no time with our AI-driven, step-by-step assistance

Get Started

Recommended Textbook for

Generative Artificial Intelligence For Project Management With Aws

Authors: Timothy Krimmel

1st Edition

B0CQV9KWB8, 979-8872627197

More Books

Students also viewed these Databases questions