Your laptop's processor is running with 2.5GHz clock with 35% duty ratio. How much time in nano-second unit is spent in logic 'low' (0) state by clock signal during one clock period time? Assume ideal rise-fall and fall-rise transition, i.e. signal transition time in 0.