Cache block size (B) can affect both miss rate and miss latency. Assuming a 1-CPI machine
Question:
Cache block size (B) can affect both miss rate and miss latency. Assuming a 1-CPI machine with an average of 1.35 references (both instruction and data) per instruction, help find the optimal block size given the following miss rates for various block sizes.
1. What is the optimal block size for a miss latency of 20 × B cycles?
2. What is the optimal block size for a miss latency of 24 + B cycles?
3. For constant miss latency, what is the optimal block size?
Fantastic news! We've Found the answer you've been seeking!
Step by Step Answer:
Related Book For
Computer Organization And Design MIPS Edition The Hardware/Software Interface
ISBN: 9780128201091
6th Edition
Authors: David A. Patterson, John L. Hennessy
Question Posted: