Question: Given these latencies for individual elements of the datapath, compare clock cycle times of the single-cycle and the 5-stage pipelined datapath. The remaining three problems

Given these latencies for individual elements of the datapath, compare clock cycle times of the single-cycle and the 5-stage pipelined datapath.


The remaining three problems in this exercise assume that components of the datapath have the following latencies:a. 1-Mem Add Mux ALU 200ps 70ps 20ps 90ps 200ps 50ps 250ps b. 750ps Regs D-Mem Sign-Extend 90ps 250ps 15ps

a. 1-Mem Add Mux ALU 200ps 70ps 20ps 90ps 200ps 50ps 250ps b. 750ps Regs D-Mem Sign-Extend 90ps 250ps 15ps 300ps 500ps 100ps Shift-Left-2 10ps 5ps

Step by Step Solution

3.28 Rating (160 Votes )

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock

To compare the clock cycle times of a singlecycle and a 5stage pipelined datapath we need to conside... View full answer

blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Computer Organization Design Questions!