The table below shows instruction-type breakdown for different programs. Using this data, you will be exploring the performance trade-offs for different changes made to an MIPS processor.

Assuming that computes take 1 cycle, loads and store instructions take 2 cycles, and branches take 3 cycles, what is the speedup if the number of compute instruction can be reduced by one-half?

Transcribed Image Text:

a. b. Program1 Program 2 Compute 600 900 Load 600 500 No. Instructions Store 200 100 Branch 50 200 Total 1450 1700