Design a VHDL design entity that acts as a receiver for an interface with an eight-bit wide data signal and ready–valid flow control and as a sender for an interface with periodic timing with a period of N = 5. Explain how you handle the case where your module is empty when the next period comes up.