Write a VHDL design entity that takes a five-bit input, input, and outputs a five-bit value that is equal to the input with its bits reversed. For example, input 01100 gives output 00110, and input 11110 gives output 01111. You must implement your design entity using a case statement.