A 4 ⊗ 4 array multiplier (Figure 4-29) is to be implemented using an FPGA. 

(a) Partition the logic so that it fits in a minimum number of Figure 6-1(a) logic blocks. Draw loops around each set of components that will fit in a single logic block. Determine the total number of 4-input LUTs required.

(b) Repeat part (a), except assume that carry-chain logic is available.

Figure 4-29

Figure 6.1(a)

Transcribed Image Text:

х,Y X„Y0 ХзYo X,Y0 ' Xo Y1 'X3¥1 'X,Y1 :X,ү, Си; FA C12 НА Сю; FA НА Po х,Y, S12 XQY2 | Св ху, S13 X,Y2 P1 Сдо FA C22 FA C21 FA НА Sza X,Yз Sz2 XoYз |C23 X,Y3 S21 S20 Xзуз P2 FA FA НА! FA S33 Сзв S32 S31 S30 P7 Рь Рз P4 FIGURE 4-29