Figure 9-81 shows an 8 × 8 graphic LCD display grid controlled by a 74HC138 configured as a decoder, and a 74HC138 configured as a demultiplexer. Draw 48 cycles of the clock and the data input necessary to activate the pixels shown on the display.

Figure 9-81

Transcribed Image Text:

+5 Pixels on ||| CLOCK O 3 Rows 4 10 1 2 5 6 7 www E3 E₂ E₁ Columns 0 1 2 3 4 5 6 7 0 1 2 3 74HC138 Ao A₁ A₂ 4 Qo Q₁ Q₂ EN MOD-8 TC counter CLK 10 5 6 7 () -2 O 3₂ O O 0 1 O O 74HC138 4 12 5 6 -07 Tu E3 யீ |ய E₁ A₂ A₁ هي Data +5 Qo Q₁ Q₂ EN MOD-8 TC counter CLK