Write Verilog code for the FSM described in Problem 6.9. Data From Problem 6.9. A sequential circuit

Question:

Write Verilog code for the FSM described in Problem 6.9.


Data From Problem 6.9.

A sequential circuit has two inputs, w1 and w2, and an output, z. Its function is to compare  the input sequences on the two inputs. If w1 = w2 during any four consecutive clock cycles,  the circuit produces z = 1; otherwise, z = 0. For example
w1 : 0110111000110
w2 : 1110101000111
z : 0000100001110
Derive a suitable circuit.

Fantastic news! We've Found the answer you've been seeking!

Step by Step Answer:

Related Book For  book-img-for-question
Question Posted: