Answered step by step
Verified Expert Solution
Link Copied!

Question

1 Approved Answer

1. Consider a W25X80A Flash Memory part (datasheet in eCampus). Assume a Coldfire with a system clock of 40 MHz. Note pages 14-15 of the

image text in transcribed

1. Consider a W25X80A Flash Memory part (datasheet in eCampus). Assume a Coldfire with a system clock of 40 MHz. Note pages 14-15 of the datasheet. Does a SPI interface baud rate need to be precise, like RS232? Why or why not? What setting of PQSPAR enables operation of the SPI port? What setting of the QMR BITS fields produce 16-bit transfers? a. b. c. i. 0000 d. What settings of CPOL and CPHA will work with the flash memory part? Note page 14- the chip requires a rising edge for each data bit i. CPOL=0, CPHA=0 What setting of the QMR BAUD field will produce a baud rate of roughly 200 kbps? To read the status register, the following steps are taken: e. i. Write out 16 bits with the upper 8 bits set to 05 and the low 8 bits don't- care ii. Read 16 bits with the upper 8 bits don't-care and the low 8 bits the contents of the status register. iii. Assume that the QSPI queue row 0 is used for the command to read the status register. f. What values of QAR and QDR will put the correct word into the transmit RAM to send the command? g. Where is the result read from (what value of QAR)? 1. Consider a W25X80A Flash Memory part (datasheet in eCampus). Assume a Coldfire with a system clock of 40 MHz. Note pages 14-15 of the datasheet. Does a SPI interface baud rate need to be precise, like RS232? Why or why not? What setting of PQSPAR enables operation of the SPI port? What setting of the QMR BITS fields produce 16-bit transfers? a. b. c. i. 0000 d. What settings of CPOL and CPHA will work with the flash memory part? Note page 14- the chip requires a rising edge for each data bit i. CPOL=0, CPHA=0 What setting of the QMR BAUD field will produce a baud rate of roughly 200 kbps? To read the status register, the following steps are taken: e. i. Write out 16 bits with the upper 8 bits set to 05 and the low 8 bits don't- care ii. Read 16 bits with the upper 8 bits don't-care and the low 8 bits the contents of the status register. iii. Assume that the QSPI queue row 0 is used for the command to read the status register. f. What values of QAR and QDR will put the correct word into the transmit RAM to send the command? g. Where is the result read from (what value of QAR)

Step by Step Solution

There are 3 Steps involved in it

Step: 1

blur-text-image

Get Instant Access to Expert-Tailored Solutions

See step-by-step solutions with expert insights and AI powered tools for academic success

Step: 2

blur-text-image

Step: 3

blur-text-image

Ace Your Homework with AI

Get the answers you need in no time with our AI-driven, step-by-step assistance

Get Started

Recommended Textbook for

Database And Expert Systems Applications 33rd International Conference Dexa 2022 Vienna Austria August 22 24 2022 Proceedings Part 1 Lncs 13426

Authors: Christine Strauss ,Alfredo Cuzzocrea ,Gabriele Kotsis ,A Min Tjoa ,Ismail Khalil

1st Edition

3031124227, 978-3031124228

More Books

Students also viewed these Databases questions

Question

Show that (p r) (q r) and (p q) r are logically equivalent.

Answered: 1 week ago