Question
3. A given cache has 4-word cache lines, and the next level down in the memory hierarchy is implemented out of page-mode DRAMs with
3. A given cache has 4-word cache lines, and the next level down in the memory hierarchy is implemented out of page-mode DRAMs with a latency to first word of 100ns, and a latency of 10ns for each additional sequential word accessed. Assume that 25 percent of all cache lines are dirty when they are evicted from the cache, and that the average dirty line was written to 5 times before it is evicted. (i) What is the average time to fetch a line into the cache if it is write-through? And what if it is Write-back? (ii) Would a write-back or write-through cache spend more time writing data to the next level of the memory? L a (5) (5)
Step by Step Solution
There are 3 Steps involved in it
Step: 1
Get Instant Access to Expert-Tailored Solutions
See step-by-step solutions with expert insights and AI powered tools for academic success
Step: 2
Step: 3
Ace Your Homework with AI
Get the answers you need in no time with our AI-driven, step-by-step assistance
Get StartedRecommended Textbook for
Computer Architecture A Quantitative Approach
Authors: John L. Hennessy, David A. Patterson
4th edition
123704901, 978-0123704900
Students also viewed these Programming questions
Question
Answered: 1 week ago
Question
Answered: 1 week ago
Question
Answered: 1 week ago
Question
Answered: 1 week ago
Question
Answered: 1 week ago
Question
Answered: 1 week ago
Question
Answered: 1 week ago
Question
Answered: 1 week ago
Question
Answered: 1 week ago
Question
Answered: 1 week ago
Question
Answered: 1 week ago
Question
Answered: 1 week ago
Question
Answered: 1 week ago
Question
Answered: 1 week ago
Question
Answered: 1 week ago
Question
Answered: 1 week ago
Question
Answered: 1 week ago
Question
Answered: 1 week ago
Question
Answered: 1 week ago
Question
Answered: 1 week ago
Question
Answered: 1 week ago
View Answer in SolutionInn App