Question: 3. Branch prediction performance [25 points] Please consider the following MIPS pipeline. IF | ID | EX | MEM | WB - IF stage can

3. Branch prediction performance [25 points]

Please consider the following MIPS pipeline.

IF | ID | EX | MEM | WB

- IF stage can have an instruction cache, a branch predictor, and a branch target buffer (BTB).

- 12 % of instructions are conditional branches and 8% are jumps.

- 60 % of branches are taken on average.

- Branch result and address are resolved in ID stage.

(b) [5 points] Predict-taken branch prediction scheme is used with a branch target buffer (BTB).

- BTB captures 80 % of target address in all branches and jumps.

- BTB stores the address of only taken branches and jumps.

Please compute the additional stall cycle due to the control hazard.

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related General Management Questions!

Q:

Consider a 5 stage pipeline (IF ID EX MEM WB), where each stage takes exactly 1 cycle. The pipeline is initially empty. Ignore any structural hazards. There is no branch prediction; you fetch the...

Q:

= R4; = R2; = a. Consider the following assembly language code: IO: ADDR4 R1 + RO; Il: SUB R9 R3 12: ADD R4 R5 + R6; I3: LDW R2 MEM(R3 + 100); I4: LDW R2 MEM(R2 + 0); 15: STW MEM(R4 + 100] 16: AND R2...

Q:

For the following MIPS code fragment: Loop:LW R1, 0(R2) R1 = MEM[R2+0] ADDI R1, R1, #1 32 bit add; R1=R1+1 SW 0(R2), R1 MEM[R2+0] = R1 ADDI R2, R2, #4 32 bit add; R2=R2+4 SUB R4, R3, R2 32 bit sub;...

Q:

For the following code fragment: LW R1, 0(R2) R1 = MEM[R2+0] ADDWI R1, R1, #1 32 bit add; R1=R1+1 SW 0(R2), R1 MEM[R2+0] = R1 ADDWI R2, R2, #4 32 bit add; R2=R2+4 SUBW R4, R3, R2 32 bit sub; R4=R3R2...

Q:

For the following code fragment: Loop:LW ADDWI SW ADDWI SUBW BNE RI, O (R2) R1 = MEM[R2+0] R1, R1, #1 32 bit add; R1=R1+1 0 (R2), R1 MEM[R2+0] = R1 R2, R2, #4 32 bit add; R2=R2+4 R4, R3, R2 32 bit...

Q:

1. Assume a 5-stage pipeline (IF, ID, EX, MEM, WB) with no bypassing. What stage is instruction 2 at in the 5th instruction time slot? # i2_5 What stage is instruction 3 at in the 9th instruction...

Q:

3. [12 points] Consider the following pseudo assembly language code: I1: SUB R9- R3 R4 12: ADD R4 R5+R6; 13: LW R2 = MEM [R3 100]; 4: LW R2-MEM [R2+0] I5: SW MEM [R4 100] R2; 16: AND R2- R2 &R1 17:...

Q:

[ 12 points ] Consider the following pseudo assembly language code: I0: ADD R4 = R1 + R0; I1: SUB R9 = R3 - R4; I2: ADD R4 = R5 + R6; I3: LW R2 = MEM [R3 + 100]; I4: LW R2 = MEM [R2 + 0]; I5: SW MEM...

Q:

Please give full answer. Consider the following assembly language code: I0: ADD R4 = R1 + R0; I1: SUB R9 = R3 - R4; I2: ADD R4 = RS + R6; I3: LDW R2 = MEM[R3+ 100]; I4: LDW R2 = MEM[R2 + 0]; I5: STW...

Q:

6) [20] In this exercise, we assume that the following MIPS code is executed on a pipelined processor with a 5-stage pipeline (IF, ID, EX, MEM, WB), full forwarding, and a predict-taken branch...

Q:

A manufacturer of table fans has a factory that works on a single-shift basis. A shift lasts eight hours, but 30 minutes will be lost in normal breakages and allowances to be given to the workers....

Q:

Give the notation for a voltaic cell whose overall cell reaction is Mg(s) + 2Ag + (aq) Mg2+(aq) + 2Ag(s) What are the half-cell reactions? Label them as anode or cathode reactions. What is the...

Q:

1 2 . Explain the operation of the circuit below. Detail the devices that turn on or off and the contact closures as this circuit operates. Begin your explanation with the actuation of the "Start"...

Q:

When older adults have difficulty with transportation and communication, or may be reluctant to request needed assistance to which they are entitled, they may be in need of: Group of answer choices...