5. Write a Verilog module that represents the circuit shown below using continuous assignment with the following specifications: i. The module name is ABC. ii. Inertial delay for XNOR = 4. iii. Inertial delay for NOR = 2. (Test bench and simulation are not required) w1 B w2 OUT w3 W4 D 51 52