6. (a) Using timing diagram, explain Setup Time and Hold Time? Add following setup, hold and width timing checks for a D-FF with input signal d, output signal q, clock CLK, clear CLR in the specify block as follows: The minimum setup time for d with respect to CLK is 6. The minimum hold time for d with respect to CLK is 7. The minimum width for d with respect to CLR is 8