6.3 FSM Description Using VHDL Behavioral constructs are often utilized in VHDL to describe a Finite State Machine. For the simple below table, a coding example follows with some explanation. FSM described in the Next State Output Present State METU Northern Cyprus Campus EEE 248/CNG 232 Spring 2018